

### **General Description**

The MAX1970/MAX1971/MAX1972 dual-output currentmode PWM buck regulators operate from 2.6V to 5.5V input and deliver a minimum of 750mA on each output. The MAX1970 and MAX1972 operate at a fixed 1.4MHz (MAX1971 operates at 700kHz) to reduce output inductor and capacitor size and cost. Switching the regulators 180° out-of-phase also reduces the input capacitor size and cost. Ceramic capacitors can be used for input and output.

The output voltages are programmable from 1.2V to VIN using external feedback resistors, or can be preset to 1.8V or 3.3V for output 1 and 1.5V or 2.5V for output 2. When one output is higher than 1.2V, the second can be configured down to sub-1V levels. Output accuracy is better than ±1% over variations in load, line, and temperature. Internal soft-start reduces inrush current during startup.

All devices feature power-on reset (POR). The MAX1971 includes a reset input (RSI), which forces POR low for 175ms after RSI goes low. The MAX1970 and MAX1972 include an open-drain power-fail output (PFO) that monitors input voltage and goes high when the input falls below 3.94V. For USB-powered xDSL modems, this output can be used to detect USB power failure. A minimum switching frequency of 1.2MHz ensures operation outside the xDSL band.


### **Applications**

xDSL Modems xDSL Routers Copper Gigabit SFP and GBIC Modules

MIXIM

**USB-Powered Devices Dual LDO Replacement** 

## Typical Operating Circuit




### Features

- ♦ Current-Mode, 1.4MHz Fixed-Frequency PWM Operation
- ♦ 180° Out-of-Phase Operation Reduces Input Capacitor
- ♦ ±1% Output Accuracy Over Load, Line, and **Temperature Ranges**
- ◆ 750mA Guaranteed Output Current
- ♦ 2.6V to 5.5V Input
- ♦ Power-On Reset Delay of 16.6ms (MAX1970) or 175ms (MAX1971 and MAX1972)
- ♦ Power-Fail Output (MAX1970 and MAX1972 Only)
- ♦ Power-On Reset Input (MAX1971 Only)
- ♦ Operation Outside xDSL Band
- ♦ Ultra-Compact Design with Smallest External Components
- ♦ Outputs Adjustable from 0.8V to V<sub>IN</sub> or 1.8V/3.3V and 1.5V/2.5V Preset
- **♦ All-Ceramic Capacitor Application**
- ♦ Soft-Start Reduces Inrush Current

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX1970EEE	-40°C to +85°C	16 QSOP
MAX1971EEE	-40°C to +85°C	16 QSOP
MAX1972EEE	-40°C to +85°C	16 QSOP

## **Pin Configuration**



Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

IN, EN, FBSEL1, FBSEL2, PFO, POR,	
RSI, V <sub>CC</sub> to GND	0.3V to +6V
COMP1, COMP2, FB1, FB2,	
REF to GND	
LX1, LX2 to PGND	0.3V to $(V_{IN} + 0.3V)$
PGND to GND	0.3V to +0.3V

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
16-pin QSOP (derate 8.3mW/°C above +70°C)	667mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range6	5°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN}=V_{CC}=V_{EN}=5V,\,R_{\overline{POR}}=100k\Omega$  to IN,  $R_{PFO}=100k\Omega$  to IN,  $V_{RSI}=0,\,C_{REF}=0.1\mu F$ , FBSEL1 = unconnected, FBSEL2 = unconnected,  $T_A=0^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at  $T_A=+25^{\circ}C$ .)

PARAMETER	С	MIN	TYP	MAX	UNITS	
IN AND V <sub>CC</sub>			•			
IN Voltage Range			2.6		5.5	V
IN Comment	Switching with no load	MAX1971		5	10	
IN Supply Current	$V_{IN} = 3.3V$	MAX1970/MAX1972		10	20	mA
IN Shutdown Current	$V_{INI} = 5.5V$ . $V_{ENI} = 0$	MAX1970/MAX1972		1	100	
IN Shuldown Current		MAX1971		1	60	μA
V <sub>CC</sub> Undervoltage	V <sub>CC</sub> rising			2.40	2.55	V
Lockout Threshold	V <sub>CC</sub> falling		2.20	2.35		V
REF						
REF Voltage	$I_{REF} = 0$ , $V_{IN} = 2.6V$ to 5	.5V	1.188	1.200	1.212	V
REF Shutdown Resistance	REF to GND, $V_{EN} = 0$	REF to GND, V <sub>EN</sub> = 0				Ω
REF Soft-Start Current	V <sub>REF</sub> = 1V	20	25	30	μΑ	
FB1 AND FB2						
FB_ Regulation Voltage	FBSEL_ = unconnected, V <sub>COMP</sub> _ = 1.20V to 1.80V	OUT1 = FB1, OUT2 = FB2, V, V <sub>IN</sub> = 2.6V to 5.5V	1.188	1.200	1.212	V
OUT_ Voltage Range	FBSEL_ = unconnected		1.2		VIN	V
OUT4 De souletiese Velte se	V <sub>IN</sub> = 2.6V to 5.5V	VCOMP1 = 1.2V, FBSEL1= GND	1.782	1.800	1.818	
OUT1 Regulation Voltage	V <sub>IN</sub> = 4.5V to 5.5V	V <sub>COMP1</sub> = 1.2V, FBSEL1 = V <sub>CC</sub>	3.2670	3.3	3.330	V
OUTO De sudetiese Velte se	V 0.0V/+- F.F.V	V <sub>COMP2</sub> = 1.2V, FBSEL2 = GND	1.485	1.5	1.150	V
OUT2 Regulation Voltage	$V_{IN} = 2.6V \text{ to } 5.5V$	V <sub>COMP2</sub> = 1.2V, FBSEL2 = V <sub>CC</sub>	2.475	2.5	2.525	\ \
Maximum Output Current	Guaranteed by design (Note 1)		750			mA
ED4 land Davidson	Measured from FB1 to	FBSEL1 = GND	30	60	120	kΩ
FB1 Input Resistance	GND	FBSEL1 = V <sub>CC</sub>	30	60	120	
FD2 Input Desigtance	Measured from FB2 to	FBSEL2 = GND	22.5	45	90	kO
FB2 Input Resistance	GND	FBSEL2 = V <sub>CC</sub>	22.5	45	90	kΩ
FB_ Input Bias Current	FB1 or FB2, FBSEL_ = u	nconnected, V <sub>FB1</sub> = V <sub>FB2</sub> = 1.15V		0.01	0.1	μΑ

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN}=V_{CC}=V_{EN}=5V,~R_{\overline{POR}}=100k\Omega~to~IN,~R_{PFO}=100k\Omega~to~IN,~V_{RSI}=0,~C_{REF}=0.1\mu\text{F},~FBSEL1=unconnected},~FBSEL2=unconnected,~\textbf{T_A}=\textbf{0}^{\circ}\textbf{C}~\textbf{to}~\textbf{+85}^{\circ}\textbf{C},~unless~otherwise~noted}.~Typical~values~are~at~T_{A}=+25^{\circ}\text{C}.)$ 

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
COMP1 AND COMP2						
COMP1 Transconductance	FB1 = COMP1, V <sub>COMP1</sub> = 1.2V	FBSEL1 = unconnected	35	55	85	μS
COMP2 Transconductance	FB2 = COMP2, V <sub>COMP2</sub> = 1.2V	FBSEL2 = unconnected	35	55	85	μS
LX1 AND LX2						
latana di Hiala Oida		$V_{IN} = 5.0V$		0.20	0.32	
Internal High-Side MOSFET On-Resistance	$I_{LX} = -180 \text{mA}$	$V_{IN} = 3.3V$		0.24	0.37	Ω
WOOFET OF TICSIStarice		V <sub>IN</sub> =2.6V		0.28		
latama al I avv. Olala		$V_{IN} = 5.0V$		0.12	0.23	
Internal Low-Side MOSFET On-Resistance	$I_{LX} = 180mA$	$V_{IN} = 3.3V$		0.14	0.25	Ω
WOOI ET ON NOSISIANCO		$V_{IN} = 2.6V$		0.16		
LX_ Current-Sense Transresistance			0.4	0.5	0.6	V/A
LX_ Current-Limit	Duty Cycle = 100%, V <sub>IN</sub> = 2.6V to 5.5V	High side	0.80	1.2	1.60	A
Threshold		Low side	-1.6	-0.85	-0.40	
LV Laskana Oromant	V <sub>IN</sub> = 5.5V	$V_{LX1} = V_{LX2} = 5.5V$			20	μA
LX_ Leakage Current		$V_{LX1} = V_{LX2} = 0$	-20			
LV Cuitabiaa Faranca	V 0.0V/+- F.F.V	MAX1970/MAX1972	1.2	1.4	1.6	N 41 1-
LX_ Switching Frequency	$V_{IN} = 2.6V \text{ to } 5.5V$	MAX1971	0.60	0.70	0.80	MHz
LX_ Maximum Duty Cycle				100		%
LV Minimum Duty Cycle	\/ 0.0\/.to F.F\/.	MAX1970/MAX1972		15	20	0/
LX_ Minimum Duty Cycle	$V_{IN} = 2.6V \text{ to } 5.5V$	MAX1971		10	15	%
POR						
POR Thresholds	Percentage of Vout,	V <sub>OUT</sub> rising		92	94	0/
FOR THESHOIDS	$V_{IN} = 2.6V \text{ to } 5.5V$	V <sub>OUT</sub> falling	87	90		%
POR Delay Time (TD)	MAX1970		13.3	16.6	20	ms
MAX1971/MAX1972			140	175	210	1115
POR Output Current, High	V <sub>POR</sub> = V <sub>IN</sub> = 5.5V, V <sub>FB1</sub> = V <sub>FB2</sub> = 1.15V		-1		1	μΑ
POR Output Voltage, Low	$V_{FB1} = 1.05V$ or $V_{FB2} = 1$ $\overline{POR} = 1$ mA	$V_{FB1} = 1.05V$ or $V_{FB2} = 1.05V$ or RSI = IN (MAX1971 only),		0.01	0.05	V
POR Startup Voltage	FB1 = FB2 = GND, IPOF	₹ = 100µA, V <sub>IN</sub> = 1.2V		0.01	0.05	V

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{CC} = V_{EN} = 5V, R_{\overline{POR}} = 100k\Omega$  to IN,  $R_{PFO} = 100k\Omega$  to IN,  $V_{RSI} = 0$ ,  $C_{REF} = 0.1\mu F$ , FBSEL1 = unconnected, FBSEL2 = unconnected, **T<sub>A</sub> = 0°C to +85°C**, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	CONDITIONS			TYP	MAX	UNITS		
PFO (MAX1970 and MAX19	PFO (MAX1970 and MAX1972 Only)							
DEO Trip Throphold	IN - Voo	V <sub>CC</sub> rising		4.04	4.12	\/		
PFO Trip Threshold	IIA = ACC	IN = V <sub>CC</sub>	3.86	3.94		- V		
PFO Output Current, High	PFO = IN	PFO = IN			1	μΑ		
PFO Output Voltage, Low	IPFO = 1mA, V <sub>IN</sub> = 4.3V	IPFO = 1mA, V <sub>IN</sub> = 4.3V		0.01	0.05	V		
EN AND RSI (MAX1971 Onl	y)							
Logio Input Throcholdo	IN = 2.6V to 5.5V	V <sub>IL</sub>	0.4	0.95		V		
Logic Input Thresholds	IIV = 2.6V tO 5.5V	VIH		1.0	1.6	]		
RSI Input Resistance	Internal pullup resistor to	Internal pullup resistor to IN		10	20	kΩ		
EN Logic Input Current	Logic input at 0 or 5.5V, V <sub>IN</sub> = 5.5V	V <sub>IL</sub>	-1		1			
		VIH	-1		1	μA		

### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{CC} = V_{EN} = 5V, V_{FB1} = V_{FB2} = 1.15V, R_{\overline{POR}} = 100k\Omega$  to IN, RPFO =  $100k\Omega$  to IN, RSI = 0,  $C_{VCC} = 0.1\mu\text{F}$ ,  $C_{REF} = 0.1\mu\text{F}$ , FBSEL1 = unconnected, FBSEL2 = unconnected,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ .) (Note 2)

PARAMETER	С	MIN	TYP	MAX	UNITS				
IN AND VCC									
IN Voltage Range			2.6		5.5	V			
IN Complet Comment	Switching with no load	MAX1971			10	A			
IN Supply Current	$V_{IN} = 3.3V$	MAX1970/MAX1972			20	mA			
IN Charteleure Carrent	V F FV V 0	MAX1970/MAX1972			20				
IN Shutdown Current	$V_{IN} = 5.5V, V_{EN} = 0$	MAX1971			100	μA			
V <sub>CC</sub> Undervoltage	V <sub>CC</sub> rising				2.55	V			
Lockout Threshold	V <sub>CC</sub> falling		2.20			V			
REF									
REF Voltage	$I_{REF} = 0$ , $V_{IN} = 2.6V$ to 5.	I <sub>REF</sub> = 0, V <sub>IN</sub> = 2.6V to 5.5V			1.212	V			
REF Shutdown Resistance	REF to GND, V <sub>EN</sub> =0	REF to GND, V <sub>EN</sub> =0			25	Ω			
REF Soft-Start Current	V <sub>REF</sub> = 1V		20		30	μΑ			
FB1 AND FB2									
FB_ Regulation Voltage	FBSEL_ = unconnected, VCOMP_ = 1.20V to 1.80V	OUT1 = FB1, OUT2 = FB2, V, V <sub>IN</sub> = 2.6V to 5.5V	1.185		1.212	V			
OUT_ Voltage Range	FBSEL_ = unconnected		1.2		VIN	V			
OUT1 Regulation Voltage	$V_{IN} = 2.6V \text{ to } 5.5V$	V <sub>COMP1</sub> = 1.2V, FBSEL1= GND	1.778		1.818	V			
Out i negulation voltage	$V_{IN} = 4.5V \text{ to } 5.5V$	V <sub>COMP1</sub> = 1.2V, FBSEL1 = V <sub>CC</sub>	3.259		3.333	V			
OLIT2 Population Voltage	V <sub>IN</sub> = 2.6V to 5.5V	V <sub>COMP2</sub> = 1.2V, FBSEL2 = GND	1.481		1.515	V			
OUT2 Regulation Voltage	VIN = 2.0V (0 5.5V	$V_{COMP2} = 1.2V$ , FBSEL2 = $V_{CC}$	2.469		2.525	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			
Maximum Output Current	Guaranteed by design (1	750			mA				

\_\_ /N/1XI/VI

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN}=V_{CC}=V_{EN}=5V,\,V_{FB1}=V_{FB2}=1.15V,\,R_{\overline{POR}}=100k\Omega$  to IN, RpFO =  $100k\Omega$  to IN, RSI = 0,  $C_{VCC}=0.1\mu F,\,C_{REF}=0.1\mu F,\,F_{BSEL1}=0.1\mu F,\,C_{REF}=0.1\mu F,\,$ 

PARAMETER	C	CONDITIONS		TYP	MAX	UNITS
FB1 Input Resistance	Measured from FB1 to	FBSEL1 = GND	30		120	kΩ
rb i input nesistance	GND	FBSEL1 = V <sub>CC</sub>	30		120	K32
FB2 Input Resistance	Measured from FB2 to	FBSEL2 = GND	22.5		90	kΩ
rbz iliput nesistance	GND	FBSEL2 = V <sub>CC</sub>	22.5		90	K32
FB_ Input Bias Current	FB1 or FB2, FBSEL_ = u	nconnected, V <sub>FB1</sub> = V <sub>FB2</sub> = 1.15V			0.1	μΑ
COMP1 AND COMP2						
COMP1 Transconductance	FB1 = COMP1, V <sub>COMP1</sub> = 1.2V	FBSEL1 = unconnected	35		85	μS
COMP2 Transconductance	FB2 = COMP2, V <sub>COMP2</sub> = 1.2V	FBSEL2 = unconnected	35		85	μS
LX1 AND LX2						
Internal High-Side	I. v. 100m A	V <sub>IN</sub> = 5.0V			0.32	Ω
MOSFET On-Resistance	$I_{LX} = -180\text{mA}$	V <sub>IN</sub> = 3.3V			0.37	\$2
Internal Low-Side	$I_{LX} = 180 \text{mA}$	$V_{IN} = 5.0V$			0.23	Ω
MOSFET On-Resistance	ILX = TOOTHA	$V_{IN} = 3.3V$			0.25	52
LX_ Current-Sense Transresistance			0.4		0.6	V/A
LX_ Current-Limit	Duty cycle = 100%,	High side	0.76		1.60	А
Threshold	$V_{IN} = 2.6V \text{ to } 5.5V$	Low side	-1.6		-0.40	A
LX_ Leakage Current	V <sub>IN</sub> = 5.5V	$V_{LX1} = V_{LX2} = 5.5V$			20	μA
LA_ Leakage Guiteit	V    \( \ - \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$V_{LX1} = V_{LX2} = 0$	-20			μΛ
LX_ Switching Frequency	V <sub>IN</sub> = 2.6V to 5.5V	MAX1970/MAX1972	1.2		1.6	MHz
LA_ Owitching Frequency	VIIV = 2.0V to 3.5V	MAX1971	0.60		0.80	IVII IZ
LX_ Minimum Duty Cycle	V <sub>IN</sub> = 2.6V to 5.5V	MAX1970/MAX1972			20	%
EX_ Willimiditi Buty Gyolo	VIIV = 2.0V to 5.5V	MAX1971		-		70
POR			,			1
POR Thresholds	Percentage of V <sub>OUT</sub> ,	V <sub>OUT</sub> rising			94	%
	$V_{IN} = 2.6V \text{ to } 5.5V$	V <sub>OUT</sub> falling	87			,,,
POR Delay Time (TD)	MAX1970		13.3		20	ms
	MAX1971/MAX1972		140		210	1110
POR Output Current, High	$V_{\overline{POR}} = V_{IN} = 5.5V, V_{FB1} = V_{FB2} = 1.15V$		-1		1	μΑ
POR Output Voltage, Low	$V_{FB1} = 1.05V \text{ or } V_{FB2} = 1$ $I_{\overline{POR}} = 1 \text{mA}$	$V_{FB1} = 1.05V$ or $V_{FB2} = 1.05V$ or RSI = IN (MAX1971 only),			0.05	V
POR Start-Up Voltage	FB1 = FB2 = GND, IPOR	$= 100 \mu A, V_{IN} = 1.2 V$			0.05	V
	I .		1			1

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN}=V_{CC}=V_{EN}=5V,\,V_{FB1}=V_{FB2}=1.15V,\,R_{\overline{POR}}=100k\Omega$  to IN, Rpfo =  $100k\Omega$  to IN, RSI = 0,  $C_{VCC}=0.1\mu F,\,C_{REF}=0.1\mu F,\,FBSEL1=unconnected,\,FBSEL2=unconnected,\,T_A=-40°C$  to +85°C.) (Note 2)


PARAMETER		CONDITIONS			MAX	UNITS	
PFO (MAX1970 and MAX19	PFO (MAX1970 and MAX1972 Only)						
PFO Trip Threshold	IN - Voo	V <sub>CC</sub> rising			4.12	V	
FFO THE IIII esticia	114 = ACC	$IN = V_{CC}$ $V_{CC}$ falling	3.86			V	
PFO Output Current, High	PFO = IN	PFO = IN			1	μΑ	
PFO Output Voltage, Low	$I_{PFO} = 1 \text{mA}, V_{IN} = 4.3 \text{V}$				0.05	V	
EN AND RSI (MAX1971 Onl	y)						
Logio Input Thropholdo	IN OCYTA F FV	V <sub>IL</sub>	0.4			V	
Logic Input Thresholds	IN = 2.6V to 5.5V	VIH			1.6	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
RSI Input Resistance	Internal pullup resistor t	Internal pullup resistor to IN			20	kΩ	
EN Logic Input Current	Logic Input at 0 or 5.5V, V <sub>IN</sub> = 5.5V	VIL	-1	•	1	μΑ	
		VIH	-1		1		


Note 1: Refer to the Output Voltage Selection section.


Note 2: Specifications to -40°C are guaranteed by design and not production tested.

## **Typical Operating Characteristics**

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 








Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 

#### **LOAD TRANSIENT RESPONSE**




 $\begin{array}{l} V_{IN} = 5V \\ V_{OUT1} = 3.3V, \, 100 \text{mV/div} \\ I_{OUT1} = 300 \text{mA TO } 600 \text{mA} \\ R_{C1} = 82 k\Omega, \, C_{C1} = 680 \text{pF} \end{array}$ 

#### **LOAD TRANSIENT RESPONSE**




 $\begin{array}{l} V_{IN} = 5V \\ V_{OUT2} = 1.5V, \, 100 \text{mV/div} \\ I_{OUT2} = 300 \text{mA TO } 600 \text{mA} \\ R_{C2} = 39 \text{k}\Omega, \, C_{C2} = 680 \text{pF} \end{array}$ 

#### **SWITCHING WAVEFORMS**




 $V_{IN} = 5V$   $V_{OUT1} = 1.8V$ ,  $V_{OUT2} = 2.5V$  $I_{OUT1} = 500$ mA,  $I_{OUT2} = 500$ mA

## MAXIMUM OUTPUT TRANSIENT DURATION vs. POR COMPARATOR OVERDRIVE




## Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




 $\begin{aligned} &V_{IN} = 5V \\ &V_{OUT1} = 1.8V, \, V_{OUT2} = 2.5V \\ &I_{OUT1} = 500mA, \, I_{OUT2} = 500mA \end{aligned}$ 

#### PFO AND RISING INPUT VOLTAGE




 $V_{OUT1} = 1.8V, V_{OUT2} = 2.5V$ 

#### PFO AND FALLING INPUT VOLTAGE



 $V_{OUT1} = 1.8V, V_{OUT2} = 2.5V$ 

#### **ENABLE RESPONSE**




 $\begin{aligned} &\text{MAX1970} \\ &\text{V}_{\text{IN}} = 5\text{V} \\ &\text{V}_{\text{OUT1}} = 3.3\text{V}, \, \text{V}_{\text{OUT2}} = 2.5\text{V} \\ &\text{I}_{\text{OUT1}} = 375\text{mA}, \, \text{I}_{\text{OUT2}} = 375\text{mA} \end{aligned}$ 

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 

#### SHUTDOWN RESPONSE



MAX1970 V<sub>IN</sub> = 5V

V<sub>OUT1</sub> = 3.3V, V<sub>OUT2</sub> = 2.5V I<sub>OUT1</sub> = 375mA, I<sub>OUT2</sub> = 375mA

## **Pin Description**

PIN	NAME		FUNCTION
PIN	MAX1970/MAX1972	MAX1971	FUNCTION
1	LX1	LX1	Inductor Connection 1. Connect an inductor between LX1 and OUT1.
2	Vcc	Vcc	Analog Supply Voltage. Bypass with 0.1µF to ground.
3	COMP1	COMP1	OUT1 Regulator Compensation. Connect series RC network from COMP1 to GND. COMP1 is pulled to GND when the outputs are shut down. See the <i>Compensation Design</i> section for component values.
4	FB1	FB1	OUT1 Feedback. Connected to OUT1 for internal mode (FBSEL1 = GND or $V_{CC}$ ). Use an external resistor-divider from OUT1 to GND to set the output voltage from 1.2V to $V_{IN}$ for external mode (FBSEL1 = unconnected). See the <i>Output Voltage Selection</i> section for <1.2V output.
5	FB2	FB2	OUT2 Feedback. Connected to OUT2 for internal mode (FBSEL2 = GND or $V_{CC}$ ). Use an external resistor-divider from OUT2 to GND to set the output voltage from 1.2V to $V_{IN}$ for external mode (FBSEL2 = unconnected). See the <i>Output Voltage Selection</i> section for <1.2V output.
6	COMP2	COMP2	OUT2 Regulator Compensation. Connect series RC network from COMP2 to GND. COMP2 is pulled to GND when the outputs are shut down. See the <i>Compensation Design</i> section for component values.
7	REF	REF	Reference. Bypass with 0.01µF to 1.0µF capacitor. REF controls the soft-start ramp and is pulled to GND when the outputs are shut down.
8	GND	GND	Ground

## Pin Description (continued)

BINI	NAME		FUNCTION			
PIN	MAX1970/MAX1972	MAX1971	FUNCTION  Active Law Power On Peacet Output, Open drain output goes high 16 6mg			
9	POR	POR	Active-Low Power-On Reset Output. Open-drain output goes high 16.6ms (MAX1970) or 175ms (MAX1971 or MAX1972) after both outputs reach 92% of nominal value, and RSI (MAX1971 only) is low.			
10	EN	EN	Enable Input. Drive high to turn on both OUT1 and OUT2. Drive low to place the device in shutdown.			
11	PFO — RSI		Power-Fail Output. Open-drain output goes high when V <sub>CC</sub> drops below 3.94V. Useful for detecting a valid USB input voltage.			
11			Noninverting Reset Input. Causes POR to go low when RSI is high. Allows POR to go high 175ms after RSI falls, if outputs are in regulation.			
12	FBSEL2	FBSEL2	Regulator 2 Feedback Select. Connect to V <sub>CC</sub> to set V <sub>OUT2</sub> to 2.5V. Connect to GND to set V <sub>OUT2</sub> to 1.5V. Leave unconnected to use external feedback resistors.			
13	FBSEL1	FBSEL1	Regulator 1 Feedback Select. Connect to V <sub>CC</sub> to set V <sub>OUT1</sub> to 3.3V. Connect to GND to set V <sub>OUT1</sub> to 1.8V. Leave unconnected to use external feedback resistors.			
14	IN	IN	Power-Supply Voltage. Input range from 2.6V to 5.5V. Bypass with 10μF capacitor to PGND.			
15	LX2	LX2	Inductor Connection 2. Connect an inductor between LX2 and OUT2.			
16	PGND	PGND	Power Ground			

## **Detailed Description**

The MAX1970/MAX1971/MAX1972 are dual-output, fixed-frequency, current-mode, PWM, step-down DC/DC converters. The MAX1970 and MAX1972 switch at 1.4 MHz while the MAX1971 switches at 700kHz. The two converters on each IC switch 180° out of phase with each other to reduce input ripple current. The high-switching frequency allows use of smaller capacitors for filtering and decoupling. Internal synchronous rectifiers improve efficiency and eliminate the typical Schottky freewheeling diode. The on-resistances of the internal MOSFETs are used to sense the switch currents for controlling and protecting the MOSFETs, eliminating current-sensing resistors to further improve efficiency and cost.

The input voltage range is 2.6V to 5.5V. Each converter has a three-mode feedback input. Internally, OUT1 is set to either 3.3V or 1.8V, and OUT2 to 2.5V or 1.5V by connecting FBSEL1 and FBSEL2 to VCC or GND, respectively. When FBSEL1 or FBSEL2 are floating, each output can be set to any voltage between 1.2V and  $V_{\rm IN}$  through an external resistive divider. Having an output below 1.2V is also possible (see the *Output Voltage Selection* section).

#### **DC-DC Controller**

The MAX1970/MAX1971/MAX1972 family of step-down converters uses a pulse-width-modulating (PWM) currentmode control scheme. The heart of the current-mode PWM controller is an open-loop comparator that compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp. At each rising edge of the internal clock, the internal high-side MOSFET turns on until the PWM comparator trips. During this on time, current ramps up through the inductor, sourcing current to the output and storing energy in a magnetic field. The current-mode feedback system regulates the peak inductor current as a function of the output voltage error signal. Since the average inductor current is nearly the same as the peak inductor current (assuming that the inductor value is relatively high to minimize ripple current), the circuit acts as a switch-mode transconductance amplifier. It pushes the output LC filter pole, normally found in a voltage-mode PWM, to a higher frequency. To preserve inner loop stability and eliminate inductor stair casing, a slope-compensation ramp is summed into the main PWM comparator. During the second half of the cycle, the internal high-side MOSFET




Figure 1. Functional Diagram

turns off and the internal low-side N-channel MOSFET turns on. Now the inductor releases the stored energy as its current ramps down while still providing current to the output. The output capacitor stores charge when the inductor current exceeds the load current and discharges when the inductor current is lower, smoothing the voltage across the load. Under overload conditions, when the inductor current exceeds the current limit (see the *Current Limit* section), the high-side MOSFET is not

turned on at the rising edge of the clock and the lowside MOSFET remains on to let the inductor current ramp down.

#### **Current Sense**

The current-sense circuit amplifies the current-sense voltage generated by the high-side MOSFET's on-resistance and the inductor current (RDS(ON) × INDUCTOR). This amplified current-sense signal and the internal slope compensation signal are summed together into

the PWM comparator's inverting input. The PWM comparator turns off the internal high-side MOSFET when this sum exceeds the integrated feedback voltage.

### **Current Limit**

The internal MOSFET has a current limit of 1.2A (typ). If the current flowing out of LX\_ exceeds this maximum, the high-side MOSFET turns off and the synchronous rectifier MOSFET turns on. This lowers the duty cycle and causes the output voltage to droop until the current limit is no longer exceeded. There is also a synchronous rectifier current limit of -0.85A. This is to protect the device from current flowing into LX\_. If the negative current limit is exceeded, the synchronous rectifier is turned off, and the inductor current continues to flow through the high-side MOSFET body diode back to the input until the beginning of the next cycle or until the inductor current drops to zero.

#### **Vcc Decoupling**

Due to the high-switching frequency and tight output tolerance (±1%), decoupling between IN and V<sub>CC</sub> is recommended. Connect a  $10\Omega$  resistor between IN and V<sub>CC</sub> and a  $0.1\mu\text{F}$  ceramic capacitor from V<sub>CC</sub> to GND. Place the resistor and capacitor as close to V<sub>CC</sub> as possible.

#### Startup

To reduce the supply inrush current, soft-start circuitry ramps up the output voltage during startup. This is done by charging the REF capacitor with a current source of  $25\mu A$ . Once REF reaches 1.2V, the output is in full regulation. The soft-start time is determined from:

$$t_{SS} = \frac{V_{REF}}{I_{RFF}}C_{REF} = 4.8 \times 10^4 \times C_{REF}$$

Soft-start occurs when power is first applied, and when EN is pulled high with power already present. The part also goes through soft-start when coming out of undervoltage lockout (UVLO) or thermal shutdown. The range of capacitor values for  $C_{REF}$  is from  $0.01\mu F$  to  $1.0\mu F$ .

#### Undervoltage Lockout

If V<sub>CC</sub> drops below 2.35V, the MAX1970/MAX1971/MAX1972 assume that the supply voltage is too low to provide a valid output voltage, and the UVLO circuit inhibits switching. Once V<sub>CC</sub> rises above 2.4V, the UVLO is disabled and the soft-start sequence initiates.

#### Enable

A logic-enable input (EN) is provided. For normal operation, drive EN logic high. Driving EN low turns off both outputs, and reduces the input supply current to approximately  $1\mu A$ .

#### **Power-Fail Output**

The input voltage is sensed for 5V (typical USB applications), and if VCC drops below 3.94V, the power-fail output (PFO) goes high. The time from PFO going high to the outputs going out of regulation depends on the operating output voltage and currents, and the upstream 5V bus storage capacitor value, which is  $120\mu F$  minimum (per USB specification, version 2.0). The lower the operating voltages and currents, and the higher the storage capacitor, the longer the elapsed time. PFO is an opendrain output, and a 10k to 100k pullup resistor to VCC, or either output, is recommended.

#### **Power-On Reset**

Power-on reset (POR) provides a system reset signal. During power-up, POR is held low until both outputs reach 92% of their regulated voltages, POR continues to be held low for a delayed period, and then goes high. This delay time (TD) for MAX1970 is 16.6ms. The MAX1971 and MAX1972 have a delay of 175ms. Figure 2 is an example of a timing diagram.

The  $\overline{POR}$  comparator is designed to be relatively immune to short-duration negative-going output glitches. The *Typical Operating Characteristics* gives a plot of maximum transient duration vs.  $\overline{POR}$  comparator overdrive. The graph was generated using a negative-going pulse applied to an output, starting at 100mV above the actual  $\overline{POR}$  threshold, dropping below the  $\overline{POR}$  threshold by the percentage indicated as comparator overdrive, and then returning to 100mV above the threshold. The graph indicates the maximum pulse width the output transient can have without causing  $\overline{POR}$  to trip low.

#### Reset Input

Reset input (RSI) is an input on the MAX1971 that, when driven high, forces the POR to go low. When RSI goes low, POR goes through a delay time identical to a power-up event. See Figure 2 for timing diagram. RSI allows software to command a system reset. RSI must be high for a minimum period of 1µs in order to initiate the POR.

### **Thermal-Overload Protection**

Thermal-overload protection limits total power dissipation. When the IC's junction temperature exceeds  $T_J = +170^{\circ}\text{C}$ , a thermal sensor shuts down the device, allowing the IC to cool. The thermal sensor turns the part on again after the junction temperature cools by  $20^{\circ}\text{C}$ . This results in a pulsed output during continuous overload conditions.

During a thermal event,  $\overline{\text{POR}}$  goes low, PFO goes high, and soft-start is reset.




Figure 2. Timing Diagram

### Design Procedure

### **Output Voltage Selection**

Both output voltages can be selected in three different ways as indicated by Table 1. Each output has two preset voltages that can be set using FBSEL\_ and it can also be set to any voltage from 0.8V to V<sub>IN</sub> by using an external resistor voltage-divider.

To use a resistor-divider to set the output voltage to 1.2V or higher (Figure 5), connect a resistor from FB\_ to OUT\_ (R\_a), and connect a resistor from FB\_ to GND (R\_b). Select the value of R\_b, between  $10k\Omega$  and  $30k\Omega$ . Then R\_a is calculated by:

$$R_a = R_b \times \left[ \frac{V_{OUT}}{1.2} - 1 \right]$$

A resistor-divider can also be used to set the voltage of one output from 0.8V to 1.2V. To do this, the other output must be above 1.2V. Figure 6 shows an example of this where OUT1 is set to 1V. To set the output voltage to less than 1.2V, connect a resistor from FB1 to OUT1 (R1), and from FB1 to OUT2 (R2). Select values of R1 and R2 such that current flowing through R1 and R2 is about 100µA and following equation is satisfied:

R1 = R2 
$$\frac{1.2 - V_{OUT2}}{V_{OUT1} - 1.2}$$

Each output is capable of continuously sourcing up to 750mA of current as long as the following condition is met:

$$\frac{V_{OUT1} \times I_{OUT1} + V_{OUT2} \times I_{OUT2}}{V_{IN}} \le 1.05A$$

#### **Inductor Value**

A 3.3 $\mu$ H to 6.8 $\mu$ H inductor with a saturation current of 800mA (min) is recommended for most applications. For best efficiency, the inductor's DC resistance should be less than 100m $\Omega$ , and saturation current should be greater than 1A. See Table 2 for recommended inductors and manufacturers.




Figure 3. Typical Application Circuit 1




Figure 4. Typical Application Circuit 2




Figure 5. Setting the Output Voltage with External Resistors




Figure 6. Setting an Output Below 1.2V

16 \_\_\_\_\_\_ /N/XI/VI

**Table 1. Output Voltage Settings** 

FBSEL1	OUTPUT 1	FBSEL2	OUTPUT 2
Vcc	3.3V	Vcc	2.5V
GND	1.8V	GND	1.5V
Open	Ext Divider	Open	Ext Divider

For most designs, a reasonable inductor value (L<sub>INIT</sub>) is derived from the following equation:

$$L_{INIT} = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \times LIR \times I_{OUT(MAX)} \times f_{OSC}}$$

Keep the inductor current ripple percentage LIR between 20% and 40% of the maximum load current for best compromise of cost, size, and performance. The maximum inductor current is:

$$I_{L(MAX)} = \left[1 + \frac{LIR}{2}\right] I_{OUT(MAX)}$$

### **Input Capacitor**

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor must meet the ripple current requirement (IRMS) imposed by the switching currents defined by the following equation:

$$I_{RMS} = \frac{1}{V_{IN}} \sqrt{\frac{I_{OUT1^2} \times V_{OUT1}(V_{IN} - V_{OUT1}) + }{I_{OUT2^2} \times V_{OUT2}(V_{IN} - V_{OUT2})}}$$

A ceramic capacitor is recommended due to its low equivalent series resistance (ESR), equivalent series inductance (ESL), and lower cost. Choose a capacitor that exhibits less than a 10°C temperature rise at the maximum operating RMS current for optimum long-term reliability.

### **Output Capacitor**

The key selection parameters for the output capacitor are its capacitance, ESR, ESL, and the voltage rating requirements. These affect the overall stability, output ripple voltage, and transient response of the DC-DC converter.

The output ripple is due to variations in the charge stored in the output capacitor, the voltage drop due to the capacitor's ESR, and the voltage drop due to the capacitor's ESL.

$$V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)} + V_{RIPPLE(ESL)}$$

The output voltage ripple due to the output capacitance, ESR, and ESL is:

$$V_{RIPPLE(C)} = \frac{I_{P-P}}{8 \times C_{OUT} \times f_{SW}}$$

$$V_{RIPPLE(ESR)} = I_{P-P} \times ESR$$

 $V_{RIPPLE}$  (ESL) = (IP-P / TON)  $\times$  ESL or (IP-P / TOFF)  $\times$  ESL, whichever is greater.

IP-P is the peak-to-peak inductor current:

$$I_{P-P} = \frac{V_{IN} - V_{OUT}}{f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}}$$

These equations are suitable for initial capacitor selection, but final values should be set by testing a prototype or evaluation circuit. As a rule, a smaller ripple current results in less output voltage ripple. Since the inductor ripple current is a factor of the inductor value, the output voltage ripple decreases with larger inductance. Ceramic capacitors are recommended due to their low ESR and ESL at the switching frequency of the converter. For ceramic capacitors, the ripple voltage due to ESL is negligible.

Load transient response depends on the selected output capacitor. During a load transient, the output instantly changes by ESR  $\times$   $\Delta I_{LOAD}$ . Before the con-

**Table 2. Suggested Inductors** 

MANUFACTURER	PART	INDUCTANCE (µH)	ESR (mΩ)	SATURATION CURRENT (A)	DIMENSIONS (mm)	
Coilcraft	DO1606	4.7	120	1.2	$5.3 \times 5.3 \times 2$	
Sumida	CR43-4R7	4.7	108.7	1.15	$4.5 \times 4 \times 3.5$	
Sumida	CDRH3D16-4R7	4.7	80	0.9	3.8 × 3.8 × 0.8	

troller can respond, the output deviates further, depending on the inductor and output capacitor values. After a short time (see the *Typical Operating Characteristics*), the controller responds by regulating the output voltage back to its nominal state. The controller response time depends on the closed-loop bandwidth. With a higher bandwidth, the response time is faster, thus preventing the output from deviating further from its regulating value.

#### **Compensation Design**

An internal transconductance error amplifier is used to compensate the control loop. Connect a series resistor and capacitor between COMP and GND to form a polezero pair. The external inductor, internal high-side MOSFET, output capacitor, compensation resistor, and compensation capacitor determine the loop stability. The inductor and output capacitor are chosen based on performance, size, and cost. Additionally, the compensation resistor and capacitor are selected to optimize control-loop stability. The component values shown in the typical application circuits (Figures 3, 4, and 5) yield stable operation over a broad range of input-to-output voltages.

The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor. The voltage across the internal high-side MOSFET's on-resistance (RDS(ON)) is used to sense the inductor current. Current mode control eliminates the double pole caused by the inductor and output capacitor, which has large phase shift that requires more elaborate error-amplifier compensation. A simple Type 1 compensation with single compensation resistor (RC) and compensation capacitor (CC) is all that is needed to have a stable and high-bandwidth loop.

The basic regulator loop consists of a power modulator, an output feedback divider, and an error amplifier. The power modulator has DC gain set by gmc  $\times$  RLOAD, with a pole and zero pair set by RLOAD, the output capacitor (COUT), and its ESR. Below are equations that define the power modulator:

$$G_{MOD} = gmc \times R_{LOAD}$$

The pole frequency for the modulator is:

$$fp_{MOD} = \frac{1}{2\pi \times C_{OUT} \times \left(R_{LOAD} + ESR\right)}$$

The zero frequency for the output capacitor ESR is:

$$fz_{ESR} = \frac{1}{2\pi \times C_{OLIT} \times ESR}$$

where, R<sub>LOAD</sub> = V<sub>OUT</sub>/I<sub>OUT</sub>(MAX), and GMC = 2µS. The feedback divider has a gain of GFB = V<sub>FB</sub>/V<sub>OUT</sub>, where V<sub>FB</sub> is equal to 1.2V. The transconductance error amplifier has a DC gain, G<sub>EA</sub>(DC), of 60dB. A dominant pole is set by the compensation capacitor, C<sub>C</sub>, the output resistance of the error amplifier (R<sub>OEA</sub>), 20M $\Omega$ , and the compensation resistor, R<sub>C</sub>. A zero is set by R<sub>C</sub> and C<sub>C</sub>.

The pole frequency set by the transconductance amplifier output resistance, and compensation resistor and capacitor is:

$$fp_{EA} = \frac{1}{2\pi \times C_C \times R_{OEA}}$$

The zero frequency set by the compensation capacitor and resistor is:

$$fz_{EA} = \frac{1}{2\pi \times C_C \times R_C}$$

For best stability and response performance, the closed-loop unity-gain frequency must be much higher than the modulator pole frequency. In addition, the closed-loop unity-gain frequency should be approximately 50kHz. The loop gain equation at unity gain frequency then is:

$$G_{EA(fc)} \times G_{MOD(fc)} \times \frac{V_{FB}}{V_O} = 1$$

Where GEA(fc) = gmEA  $\times$  RC, and GMOD(fc) = gmC  $\times$  RLOAD  $\times$  fpMOD/fc, where gmEA = 50 $\mu$ S, RC can be calculated as:

$$R_{C} = \frac{V_{O}}{gm_{EA} \times V_{EB} \times G_{MOD(fc)}}$$

The error-amplifier compensation zero formed by  $R_C$  and  $C_C$  is set at the modulator pole frequency at maximum load.  $C_C$  is calculated as follows:

$$C_C = V_{OUT} \times \frac{C_{OUT}}{R_C \times I_{OUT(MAX)}}$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly, and the closed-loop unity-gain frequency remains the same. Below is a numerical example to calculate R<sub>C</sub> and C<sub>C</sub> values of the typical application circuit of Figure 4, where:

 $V_{OUT} = 2.5V$ 

IOUT(MAX) = 0.6A

 $COUT = 10\mu F$ 

 $Resr = 0.010\Omega$ 

 $gmEA = 50\mu S$ 

gmc = 2S

fswitch = 1.4 MHz

 $R_{LOAD} = V_{OUT} / I_{OUT(MAX)} = 2.5 V / 0.6 A = 4.167 \Omega$ 

fpmod = 1 /  $[2\pi \text{ Cout (RLOAD + RESR)}]$  = 1 /  $[2\pi \times 10 \times 10^{-6} (4.167 + 0.01)]$  = 3.80 kHz.

fzesr = 1 / [ $2\pi$  Cout Resr] = 1 / [ $2\pi \times 10 \times 10^{-6} \times 0.01$ ] = 1.59 MHz.

Pick a closed-loop unity-gain frequency (fc) of 50kHz. The power modulator gain at fc is:

 $G_{MOD}(f_C) = g_{MC} \times R_{LOAD} \times f_{PMOD} / f_C = 2 \times 4.167 \times 3.80k / 50k = 0.635$ 

#### then:

 $R_C = V_O \, / \, (gm_{EA} \, V_{FB} \, G_{MOD}(fc)) = 2.5 \, / \, (50 \times 10^{\text{-}6} \times 1.2 \times 0.635) \approx 62 k \Omega$ 

 $C_C = V_{OUT} \times (C_{OUT} / R_C) \times I_{OUT}(MAX) = 2.5 \times 4.7 \times 10^{-6} / 62k \times 0.6 \approx 680pF$ 

### **Applications Information**

### **PC Board Layout**

Careful PC board layout is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PC board layout:


- Place decoupling capacitors as close to IC pins as possible. Keep power ground plane (connected to PGND) and signal ground plane (connected to GND) separate. Connect the two ground planes together with a single connection from PGND to GND.
- 2) Input and output capacitors are connected to the power ground plane; all other capacitors are connected to signal ground plane.
- Keep the high-current paths as short and wide as possible.
- 4) If possible, connect IN, LX1, LX2, and PGND separately to a large land area to help cool the IC to further improve efficiency and long-term reliability.
- 5) Ensure all feedback connections are short and direct. Place the feedback resistors as close to the IC as possible.
- 6) Route high-speed switching nodes away from sensitive analog areas (FB1, FB2, COMP1, COMP2).

**Chip Information** 


**TRANSISTOR COUNT: 5428** 


PROCESS: BiCMOS

### **Package Information**



	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	.061	.068	1.55	1.73	
A1	.004	.0098	0.102	0.249	
A2	.055	.061	1.40	1.55	
В	.008	.012	0.20	0.31	
С	.0075	.0098	0.191	0.249	
D	SEE VARIATIONS				
Ε	.150	.157	3.81	3.99	
е	.025 BSC		0.635 BSC		
Н	.230	.244	5.84	6.20	
h	.010	.016	0.25	0.41	
L	.016	.035	0.41	0.89	
N	SEE VARIATIONS				
α	0*	8*	0°	8*	





VARIATIONS:	
-------------	--

	INCHES		MILLIM			
	MIN.	MAX.	MIN.	MAX.	N	
D	.189	.196	4.80	4.98	16	АΑ
S	.0020	.0070	0.05	0.18		
D	.337	.344	8.56	8.74	20	ΑВ
S	.0500	.0550	1.270	1.397		
D	.337	.344	8.56	8.74	24	AC
S	.0250	.0300	0.635	0.762		
D	.386	.393	9.80	9.98	28	ΑD
S	.0250	.0300	0.635	0.762		

### NOTES:

- 1). D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 2). MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .006" PER SIDE.
- 3). CONTROLLING DIMENSIONS: INCHES.
  4). MEETS JEDEC MO137.

PACKAGE DUTLINE, QSDP, .150", .025" LEAD PITCH D 21-0055

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.